Skip to content
Pepijn de Vos edited this page Nov 17, 2024 · 2 revisions

This device is not yet supported in Apicula

Ports

Port Size Direction
I 1 input
O 1 output
RTEN 1 input

Verilog Instantiation

IBUF_R ibuf_r_inst (
    .I(I),
    .O(O),
    .RTEN(RTEN)
);
Clone this wiki locally