BUFG

This device is not yet supported in Apicula

Ports

Port	Size	Direction
I	1	input
O	1	output

Verilog Instantiation

BUFG bufg_inst (
    .I(I),
    .O(O)
);