Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

split arg_lut, causes, csr, csr32 from constants.py #195

Merged
merged 1 commit into from
Sep 27, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
100 changes: 100 additions & 0 deletions arg_lut.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,100 @@
"rd", 11, 7
"rt", 19, 15
"rs1", 19, 15
"rs2", 24, 20
"rs3", 31, 27
"aqrl", 26, 25
"aq", 26, 26
"rl", 25, 25
"fm", 31, 28
"pred", 27, 24
"succ", 23, 20
"rm", 14, 12
"funct3", 14, 12
"funct2", 26, 25
"imm20", 31, 12
"jimm20", 31, 12
"imm12", 31, 20
"csr", 31, 20
"imm12hi", 31, 25
"bimm12hi", 31, 25
"imm12lo", 11, 7
"bimm12lo", 11, 7
"shamtq", 26, 20
"shamtw", 24, 20
"shamtw4", 23, 20
"shamtd", 25, 20
"bs", 31, 30
"rnum", 23, 20
"rc", 29, 25
"imm2", 21, 20
"imm3", 22, 20
"imm4", 23, 20
"imm5", 24, 20
"imm6", 25, 20
"zimm", 19, 15
"opcode", 6,0
"funct7", 31,25
"vd", 11, 7
"vs3", 11, 7
"vs1", 19, 15
"vs2", 24, 20
"vm", 25, 25
"wd", 26, 26
"amoop", 31, 27
"nf", 31, 29
"simm5", 19, 15
"zimm5", 19, 15
"zimm10", 29, 20
"zimm11", 30, 20
"zimm6hi", 26, 26
"zimm6lo", 19, 15
"c_nzuimm10", 12, 5
"c_uimm7lo", 6, 5
"c_uimm7hi", 12, 10
"c_uimm8lo", 6, 5
"c_uimm8hi", 12, 10
"c_uimm9lo", 6, 5
"c_uimm9hi", 12, 10
"c_nzimm6lo", 6, 2
"c_nzimm6hi", 12, 12
"c_imm6lo", 6, 2
"c_imm6hi", 12, 12
"c_nzimm10hi", 12, 12
"c_nzimm10lo", 6, 2
"c_nzimm18hi", 12, 12
"c_nzimm18lo", 6, 2
"c_imm12", 12, 2
"c_bimm9lo", 6, 2
"c_bimm9hi", 12, 10
"c_nzuimm5", 6, 2
"c_nzuimm6lo", 6, 2
"c_nzuimm6hi", 12, 12
"c_uimm8splo", 6, 2
"c_uimm8sphi", 12, 12
"c_uimm8sp_s", 12, 7
"c_uimm10splo", 6, 2
"c_uimm10sphi", 12, 12
"c_uimm9splo", 6, 2
"c_uimm9sphi", 12, 12
"c_uimm10sp_s", 12, 7
"c_uimm9sp_s", 12, 7
"c_uimm2", 6, 5
"c_uimm1", 5, 5
"c_rlist", 7, 4
"c_spimm", 3, 2
"c_index", 9, 2
"rs1_p", 9, 7
"rs2_p", 4, 2
"rd_p", 4, 2
"rd_rs1_n0", 11, 7
"rd_rs1_p", 9, 7
"rd_rs1", 11, 7
"rd_n2", 11, 7
"rd_n0", 11, 7
"rs1_n0", 11, 7
"c_rs2_n0", 6, 2
"c_rs1_n0", 11, 7
"c_rs2", 6, 2
"c_sreg1", 9, 7
"c_sreg2", 4, 2
19 changes: 19 additions & 0 deletions causes.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,19 @@
0x00, "misaligned fetch"
0x01, "fetch access"
0x02, "illegal instruction"
0x03, "breakpoint"
0x04, "misaligned load"
0x05, "load access"
0x06, "misaligned store"
0x07, "store access"
0x08, "user_ecall"
0x09, "supervisor_ecall"
0x0A, "virtual_supervisor_ecall"
0x0B, "machine_ecall"
0x0C, "fetch page fault"
0x0D, "load page fault"
0x0F, "store page fault"
0x14, "fetch guest page fault"
0x15, "load guest page fault"
0x16, "virtual instruction"
0x17, "store guest page fault"
Loading
Loading