Instruction Set Architecture setup for Digital Logic Design Coursework Simple CPU Simulation and Testbench -built in assembly instruction content, using manual memory file for intended signal -functionalities for inc, dec, add, sub loop Implementation of address decoder, port register, eeprom memory, clock reset gen, instruction sequencer, dflipflop, datapath, alu, full adder, tri_state_model, adder subtractor, opcode_decoder VHDL and Schematic File included where applicable
-
Notifications
You must be signed in to change notification settings - Fork 0
Instruction Set Architecture setup for Digital Logic Design Coursework Simple CPU Simulation and Testbench -built in assembly instruction content, using manual memory file for intended signal -functionalities for inc, dec, add, sub loop Implementation of address decoder, port register, eeprom memory, clock reset gen, instruction sequencer
dwang618/toyISA-and-cpu_architecture
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Instruction Set Architecture setup for Digital Logic Design Coursework Simple CPU Simulation and Testbench -built in assembly instruction content, using manual memory file for intended signal -functionalities for inc, dec, add, sub loop Implementation of address decoder, port register, eeprom memory, clock reset gen, instruction sequencer
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published