Instruction Set Architecture setup for Digital Logic Design Coursework Simple CPU Simulation and Testbench -built in assembly instruction content, using manual memory file for intended signal -functionalities for inc, dec, add, sub loop Implementation of address decoder, port register, eeprom memory, clock reset gen, instruction sequencer, dflipflop, datapath, alu, full adder, tri_state_model, adder subtractor, opcode_decoder VHDL and Schematic File included where applicable