Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

axi_dmac_regmap_request.v: Updating assignment for up_dma_x_length. #1539

Merged
merged 1 commit into from
Dec 12, 2024
Merged

axi_dmac_regmap_request.v: Updating assignment for up_dma_x_length. #1539

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
3 changes: 2 additions & 1 deletion library/axi_dmac/axi_dmac_regmap_request.v
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -136,7 +136,8 @@ module axi_dmac_regmap_request #(

reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_DEST] up_dma_dest_address = DMAC_DEF_DEST_ADDR_DEFAULT;
reg [DMA_AXI_ADDR_WIDTH-1:BYTES_PER_BEAT_WIDTH_SRC] up_dma_src_address = DMAC_DEF_SRC_ADDR_DEFAULT;
reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length = {DMAC_DEF_X_LENGTH_DEFAULT,{DMA_LENGTH_ALIGN{1'b1}}};
reg [DMA_LENGTH_WIDTH-1:0] up_dma_x_length =
{DMAC_DEF_X_LENGTH_DEFAULT[((DMA_LENGTH_WIDTH - 1) - DMA_LENGTH_ALIGN):0], {DMA_LENGTH_ALIGN{1'b1}}};
reg up_dma_cyclic = AUTORUN_FLAGS_CYCLIC;
reg up_dma_last = AUTORUN_FLAGS_LAST;
reg up_dma_enable_tlen_reporting = AUTORUN_FLAGS_TLEN;
Expand Down
Loading