-
Notifications
You must be signed in to change notification settings - Fork 1.5k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
pluto: Enable phaser integration #1184
Conversation
projects/pluto/system_constr.xdc
Outdated
# Pin | Package Pin | GPIO | ||
# -----|-------------|--------- | ||
# L10P | K13 | PL_GPIO0 | ||
# L12N | M12 | PL_GPIO1 | ||
# L24N | R10 | PL_GPIO2 | ||
# L7N | N14 | PL_GPIO3 | ||
# L9N | M14 | PL_GPIO4 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Can you add a couple of additional columns explaining typical connections for the GPIOs in the default Pluto firmware and when used with the CN0566
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Updated as requested.
16aaeef
to
39ec93f
Compare
Created a dedicated Pluto testbench here: https://github.com/analogdevicesinc/testbenches/tree/pluto_phaser_master |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Could you put the whole text that you have in the Pull Request as part of the commit message, maybe even extending with the description of which output drives which DMA.
Other than that looks good.
This commit adds support for ADALM-PHASER, allowing the user to choose between the default PlutoSDR mode and Phaser mode through a software controlled GPIO pin: phaser_enable. The Generic TDD Engine was integrated to output a logic signal on the L10P pin, which connects to the input of the ADF4159, when receiving an external synchronization signal on the L12N pin from the Raspberry Pi. Two additional TDD channels are used to synchronize the TX/RX DMA transfer start: - TDD CH1 is connected to the RX DMA, triggering the synchronization flag; - TDD CH2 is connected to the TX unpacker's reset, backpressuring the TX DMA until deasserted. Signed-off-by: Ionut Podgoreanu <[email protected]>
39ec93f
to
fb2ff89
Compare
PR Description
This commit adds support for ADALM-PHASER, allowing the user to choose between the default PlutoSDR mode and Phaser mode through a software controlled GPIO pin: phaser_enable.
The Generic TDD Engine was integrated to output a logic signal on the L10P pin, which connects to the input of the ADF4159, when receiving an external synchronization signal on the L12N pin from the Raspberry Pi. Two additional TDD channels are used to synchronize the TX/RX DMA transfer start.
PR Type
PR Checklist