Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

cope with I$ miss on teensy #405

Open
wants to merge 1 commit into
base: master
Choose a base branch
from

Conversation

v0lker
Copy link

@v0lker v0lker commented Oct 3, 2024

if the instruction cache is completely flushed even before the counter is read, under specific situations (presumably when relevant parts of show() are on different cache lines), the first bit would not be sent (but discarded), often leading to a change in colour.

prevent compiler optimisation across counter reads, order the delays so that they are easier to reason about.

Thank you for creating a pull request to contribute to Adafruit's GitHub code!
Before you open the request please review the following guidelines and tips to
help it be more easily integrated:

if the instruction cache is completely flushed *even before* the counter
is read, under specific situations (presumably when relevant parts of
show() are on different cache lines), the first bit would not be sent
(but discarded), often leading to a change in colour.

prevent compiler optimisation across counter reads,
order the delays so that they are easier to reason about.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

instruction cache invalidation breaks timing on teensy4
1 participant