Skip to content
docs

Fix issues when trying to parameterize Verilog modules #1237

Sign in to view logs

Fix issues when trying to parameterize Verilog modules

Fix issues when trying to parameterize Verilog modules #1237

Re-run triggered November 1, 2023 19:59
@LarsAsplundLarsAsplund
#945
piotrva:fix-verilog-case-sensitivity
Status Success
Total duration 1m 22s
Artifacts 1

docs.yml

on: pull_request
docs
1m 9s
docs
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
VUnit-site Expired
24.4 MB