Skip to content

Implementation of Renesas debug protocol(s) for RL78 and perhaps other archs

Notifications You must be signed in to change notification settings

willmcginnis/rl78-debug

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

12 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Reference configuration: -One C232HM-DDHSL-0 cable for single wire UART -One non-FTDI TTL serial cable for two wire UART

Reference cable: C232HM-DDHSL-0 (https://ftdichip.com/products/c232hm-ddhsl-0-2/) -3.3V I/O -red (VCC): if needed -orange: TX -yellow: RX -green: TOOL0 (out) -brown: -gray: RESET (out) -purple: -white: -blue:

C232HM-DDHSL-0: VCC 3.3V (USB 5V => regulator) C232HM-EDHSL-0: VCC 5V (USB 5V)

Connections for 32-pin plastic HWQFN (5 × 5 mm,0.5-mm pitch): -TX (orange): 0: 18 (RXD0) 1: 30 (RXD1) -RX (yellow): 0: 17 (TXD0) 1: 31 (TXD1) -TOOL0 (green): 1 -RESETn (gray): 2 -VCC (red): 8 -GND (black): 7

Power: -VDD: 1.6 to 5.5 V

About

Implementation of Renesas debug protocol(s) for RL78 and perhaps other archs

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Python 99.8%
  • Shell 0.2%