Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[DO NOT MERGE] [2.3.2.r1.4] drm/msm/sde: fix watchdog vsync timer configuration #2025

Open
wants to merge 1 commit into
base: aosp/LE.UM.2.3.2.r1.4
Choose a base branch
from
Open
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
10 changes: 5 additions & 5 deletions drivers/gpu/drm/msm/sde/sde_hw_mdss.h
Original file line number Diff line number Diff line change
Expand Up @@ -89,11 +89,11 @@ enum sde_format_flags {
#define SDE_VSYNC_SOURCE_INTF_1 4
#define SDE_VSYNC_SOURCE_INTF_2 5
#define SDE_VSYNC_SOURCE_INTF_3 6
#define SDE_VSYNC_SOURCE_WD_TIMER_4 11
#define SDE_VSYNC_SOURCE_WD_TIMER_3 12
#define SDE_VSYNC_SOURCE_WD_TIMER_2 13
#define SDE_VSYNC_SOURCE_WD_TIMER_1 14
#define SDE_VSYNC_SOURCE_WD_TIMER_0 15
#define SDE_VSYNC_SOURCE_WD_TIMER_4 0x11
#define SDE_VSYNC_SOURCE_WD_TIMER_3 0x12
#define SDE_VSYNC_SOURCE_WD_TIMER_2 0x13
#define SDE_VSYNC_SOURCE_WD_TIMER_1 0x14
#define SDE_VSYNC_SOURCE_WD_TIMER_0 0x15

enum sde_hw_blk_type {
SDE_HW_BLK_TOP = 0,
Expand Down