Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add support for Xilinx Virtex-7 FPGA VC709 board #160

Open
wants to merge 28 commits into
base: master
Choose a base branch
from

Conversation

mbs0221
Copy link

@mbs0221 mbs0221 commented Mar 25, 2021

The VC709 board is based on the Virtex-7 FPGA (XC7VX690T-2FFG1761C) from Xilinx.

This PR is a modified version of VC707 board support files, and currently support the following devices on the VC709 board:

Differential system clock (200MHz)
Memory clock (233MHz)
On-board Dual Channel DDR3 DRAM (4GB x2)
CPU_RESET button
UART support, tested with uart-boot.
I2C/PCIeX8 support, not tested.
Onboard GPIO(led, switches, buttons) tests passed.
SDIO/GPIO extension tests successfully with FL1010 FMC Board.

Tested with ucb-bar/chipyard#835.
Currently, the Linux kernel (version 5.11.0-rc3) can boot and login with UART on the vc709 board!

	modified:   vc709mig.scala
	modified:   vc709mig8g.scala
	modified:   ../../../devices/xilinx/xilinxvc709mig/XilinxVC709MIG.scala
	modified:   ../vc709axi_to_pcie_x1/vc709axi_to_pcie_x1.scala
	modified:   ../../../shell/DDROverlay.scala
	modified:   ../../../shell/PCIeOverlay.scala
	modified:   ../../../shell/xilinx/VC707NewShell.scala
	modified:   ../../../shell/xilinx/VC709NewShell.scala
	modified:   ../../../shell/xilinx/XilinxShell.scala
	modified:   ../../../../../../xilinx/common/tcl/boards.tcl
	modified:   ../../../../../../xilinx/common/tcl/vivado.tcl
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant