Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

SiFive Intel FPGA Direction Request #131

Open
wants to merge 13 commits into
base: master
Choose a base branch
from
Open

Conversation

jtarango
Copy link

Hi Team,

I have been working to integrate the SiFive generated processor to a Intel FPGA synthesis, place, and route. Based on the implementation from Xilinx, it does not seem to be an appropriate fit for the tool chain to be partitioned in the current ordering. The code is a demo of what it looks like to integrate into the tcl and a single make file. The current approach I believe it would be best to use a single makefile that takes a file tree input.

Please let me know your thoughts and advice for the best path to integrate. The code in its current state is not ready to push and awaiting a decision from SiFive.

@erikdanie
Copy link
Collaborator

Hi Joe,

First off, thanks for the work you've done here!
Are you asking if it is okay to make an entirely new synthesis flow for Altera boards? If so, the answer is yes. The tcl scripts are totally vendor specific, so it doesn't matter at all that one looks like the other.
Does the code here work as is? What boards have you tested it with? I am willing to merge this stuff as long as we can label it as experimental

@jtarango
Copy link
Author

jtarango commented Jul 2, 2020 via email

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants