Skip to content

Commit

Permalink
Document a choice of variable name
Browse files Browse the repository at this point in the history
  • Loading branch information
kayabaNerve committed Nov 9, 2023
1 parent 24919cf commit ce40916
Showing 1 changed file with 10 additions and 0 deletions.
10 changes: 10 additions & 0 deletions processor/src/multisigs/mod.rs
Original file line number Diff line number Diff line change
Expand Up @@ -823,7 +823,17 @@ impl<D: Db, N: Network> MultisigManager<D, N> {
// If these aren't externally received funds, don't handle it as an instruction
outputs.retain(|output| output.kind() == OutputType::External);

// These plans are of limited context. They're only allowed the outputs newly received
// within this block and are intended to handle forwarding transactions/refunds
// Those all end up as plans with a single input, leading to a later check:
/*
if to_be_forwarded {
assert_eq!(plan.inputs.len(), 1);
}
Hence the name, which places that assumed precondition into verbiage here.
*/
let mut single_input_plans = vec![];

// If the old multisig is explicitly only supposed to forward, create all such plans now
if step == RotationStep::ForwardFromExisting {
let mut i = 0;
Expand Down

0 comments on commit ce40916

Please sign in to comment.