Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added support for Ariane (CVA6) on Digilent Genesys 2 [riscv] #246

Open
wants to merge 1 commit into
base: main
Choose a base branch
from

Conversation

omeh-a
Copy link

@omeh-a omeh-a commented Nov 1, 2024

This pull request adds initial support for the CVA6 (formerly Ariane, still known as Ariane in seL4) on the Digilent Genesys 2 FPGA board. It is an open-source RISC-V processor core implementing rv64i.

This change depends on an associated kernel change to re-enable the PLIC, currently in a PR here.

@Ivan-Velickovic Ivan-Velickovic force-pushed the ariane-cva6-support branch 2 times, most recently from 645b89d to 0adfaa8 Compare November 1, 2024 07:03
Copy link
Collaborator

@Ivan-Velickovic Ivan-Velickovic left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Cool, will wait for seL4/seL4#1341 to go through and then we can merge.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants