Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[hardware] 🐛Fix vasub&vasubu error in simd_alu. #378

Open
wants to merge 3 commits into
base: main
Choose a base branch
from

Conversation

Bowen-0x00
Copy link
Contributor

This PR addresses a bug in the simd_alu module that caused incorrect results for the vssub instruction. The issue was identified and corrected, ensuring the instructions now produce accurate results.

Changelog

Fixed

Fix vssub error in simd_alu.

Testing

Simulated apps/riscv-tests/isa/rv64uv/vssub PASS using verilator and vcs.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant