Skip to content

@riscv RISC-V

Change the repository type filter

All

    Repositories list

    59 repositories

    • riscv-b

      Public
      "B" extension - that represents the collection of the Zba, Zbb, and Zbs extensions
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•4•0•1•Updated Dec 11, 2024Dec 11, 2024

    • riscv-isa-manual

      Public
      RISC-V Instruction Set Manual
      TeX
      •
      Creative Commons Attribution 4.0 International
      •652•3.7k•209•16•Updated Dec 11, 2024Dec 11, 2024

    • riscv-svvptc

      Public
      Obviating Memory-Management Instructions after Marking PTEs Valid (Svvptc)
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•2•0•0•Updated Dec 11, 2024Dec 11, 2024

    • riscv-fast-interrupt

      Public
      Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •50•253•41•4•Updated Dec 11, 2024Dec 11, 2024

    • composable-custom-extensions

      Public
      This task group will propose ISA extension(s) and non-ISA hardware and software interop interfaces to enable routine reuse and composition of a subcategory of custom extensions called composable extensions.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •1•2•1•1•Updated Dec 11, 2024Dec 11, 2024

    • riscv-zilsd

      Public
      Zilsd (Load/Store Pair for RV32) Fast-Track Extension
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•7•0•0•Updated Dec 11, 2024Dec 11, 2024

    • riscv-glossary

      Public
      Makefile
      •6•5•10•2•Updated Dec 11, 2024Dec 11, 2024

    • riscv-zabha

      Public
      The Zabha extension provides support for byte and halfword atomic memory operations.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •8•8•0•0•Updated Dec 11, 2024Dec 11, 2024

    • sig-functional-safety-whitepaper

      Public
      GitHub repository for the Functional Safety SIG Whitepaper Development
      TeX
      •
      Creative Commons Attribution 4.0 International
      •1•1•0•0•Updated Dec 11, 2024Dec 11, 2024

    • riscv-cheri

      Public
      This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory protection and scalable compartmentalization.
      memory-safetycapabilitiescompartmentalization
      Python
      •
      Creative Commons Attribution 4.0 International
      •31•58•40•12•Updated Dec 11, 2024Dec 11, 2024

    • docs-dev-guide

      Public
      Documentation developer guide
      TeX
      •
      Creative Commons Attribution 4.0 International
      •34•94•4•2•Updated Dec 11, 2024Dec 11, 2024

    • riscv-cfi

      Public
      This specification is integrated into the Priv. and Unpriv. specifications. This repo is no longer maintained. Please refer to the Priv. and Unpriv. specifications at https://github.com/riscv/riscv-isa-manual
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •22•86•0•0•Updated Dec 11, 2024Dec 11, 2024

    • riscv-control-transfer-records

      Public
      This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usages associated with profiling and debug.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •5•17•0•1•Updated Dec 10, 2024Dec 10, 2024

    • docs-resources

      Public
      CSS
      •
      Creative Commons Attribution 4.0 International
      •16•32•3•1•Updated Dec 10, 2024Dec 10, 2024

    • riscv-debug-spec

      Public
      Working Draft of the RISC-V Debug Specification Standard
      Python
      •
      Other
      •93•461•60•8•Updated Dec 10, 2024Dec 10, 2024

    • sail-riscv

      Public
      Sail RISC-V model
      Coq
      •
      Other
      •170•478•90•63•Updated Dec 10, 2024Dec 10, 2024

    • riscv-ssdtso

      Public
      The Ssdtso is a fast-track extension adding a 'dynamic-RVTSO' mode of operation and on-demand per-hart switching between the memory models.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•1•0•1•Updated Dec 10, 2024Dec 10, 2024

    • riscv-dot-product

      Public
      Dot-Product Extension
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •4•4•3•3•Updated Dec 10, 2024Dec 10, 2024

    • docs-spec-template

      Public template
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •21•24•3•2•Updated Dec 9, 2024Dec 9, 2024

    • riscv-docs-base-container-image

      Public
      A base container image populated with the dependencies to build the RISC-V Documentation.
      Apache License 2.0
      •8•9•0•4•Updated Dec 9, 2024Dec 9, 2024

    • meta-riscv

      Public
      OpenEmbedded/Yocto layer for RISC-V Architecture
      riscvyocto-layeryoctoopenembeddedyocto-metaopenembedded-layerrisc-v
      BitBake
      •
      Other
      •143•368•17•1•Updated Dec 4, 2024Dec 4, 2024

    • riscv-smmtt

      Public
      This specification will define the RISC-V privilege ISA extensions required to support Supervisor Domain isolation for multi-tenant security use cases e.g. confidential-computing, trusted platform services, fault isolation and so on.
      access-controltrusted-computingtrusted-execution-environmentconfidential-computingsmmttsupervisor-domainsap-tee
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •18•43•2•1•Updated Dec 4, 2024Dec 4, 2024

    • riscv-performance-events

      Public
      RISC-V Performance Events Specification
      Python
      •
      Creative Commons Attribution 4.0 International
      •3•4•5•2•Updated Dec 4, 2024Dec 4, 2024

    • riscv-library

      Public
      This repository holds the front matter pages for the RISC-V Library
      1•1•0•0•Updated Dec 3, 2024Dec 3, 2024

    • riscv-memory-tagging

      Public
      Memory Tagging ISA extension that can be used by software to enforce memory tag checks on memory loads and stores
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •3•7•6•0•Updated Dec 2, 2024Dec 2, 2024

    • riscv-opcodes

      Public
      RISC-V Opcodes
      Python
      •
      BSD 3-Clause "New" or "Revised" License
      •305•703•27•26•Updated Nov 27, 2024Nov 27, 2024

    • riscv-timing-fences

      Public
      The Timing Fences Task Group proposes an ISA extension to mitigate timing channels by partitioning shared microarchitectural states.
      TeX
      •
      Creative Commons Attribution 4.0 International
      •652•0•0•0•Updated Nov 26, 2024Nov 26, 2024

    • riscv-zalasr

      Public
      The ISA specification for the Zalasr extension.
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •2•2•3•1•Updated Nov 23, 2024Nov 23, 2024

    • guides

      Public
      RISC-V International Guides
      Creative Commons Zero v1.0 Universal
      •0•0•0•0•Updated Nov 18, 2024Nov 18, 2024

    • riscv-aia

      Public
      Makefile
      •
      Creative Commons Attribution 4.0 International
      •20•83•28•1•Updated Nov 15, 2024Nov 15, 2024