The Computer Assignments of the Digital Logic Design Course.
Basic Switch and Gate Structures in Verilog
Combinational RTL Design, Simulation, and Synthesis
Latches and Flip-Flops
Serial Transmitter Circuit
Accelerator RTL Design
-
Notifications
You must be signed in to change notification settings - Fork 0
mosipamo/Digital-Logic-Design
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
The Computer Assignments of the Digital Logic Design Course.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published