Skip to content
View mohos455's full-sized avatar
😄
😄
7 followers · 28 following
  • Egypt

Block or report mohos455

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
mohos455/README.md

Hi, I'm Mohamed 👋

Undergrad digital IC enthusiast | Designing the future with Verilog, VHDL, and a passion for innovation

  • 🔭 I'm an electronics student @Cairo University in Cairo, Egypt
  • 💬 Ask me about Digital IC design and Verilog

Popular repositories Loading

  1. Single-Cycle-MIPS-Processor Single-Cycle-MIPS-Processor Public

    Verilog 1

  2. UART-WITH-VERILOG UART-WITH-VERILOG Public

    Verilog 1

  3. AES-128 AES-128 Public

    Advanced encryption standard implementation in Verilog.

    Verilog 1

  4. SPI-Master-Slave SPI-Master-Slave Public

    Verilog 1

  5. ATM-SYSTEM ATM-SYSTEM Public

    ATM-SYSTEM

    C++

  6. Verilog Verilog Public

    Verilog