Skip to content
View mohdirfan-123's full-sized avatar

Block or report mohdirfan-123

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. github-slideshow github-slideshow Public

    A robot powered training repository 🤖

    HTML

  2. OpenROAD OpenROAD Public

    Forked from The-OpenROAD-Project/OpenROAD

    OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

    Verilog

  3. magic magic Public

    Forked from RTimothyEdwards/magic

    Magic VLSI Layout Tool

    C

  4. Static-Timing-Analysis-Full-Course Static-Timing-Analysis-Full-Course Public

    Forked from vlsiexcellence/Static-Timing-Analysis-Full-Course

    Static Timing Analysis Full Course

  5. ASIC ASIC Public

    Forked from AlixYehia/RTL-to-GDS-Implementation-of-Low-Power-Configurable-Multi-Clock-Digital-System

    RTL to GDS Implementation of Low Power Configurable Multi Clock Digital System

    Verilog

  6. Cadence-RTL-to-GDSII-Flow Cadence-RTL-to-GDSII-Flow Public

    Forked from abdelazeem201/Cadence-RTL-to-GDSII-Flow

    In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.

    Verilog