Skip to content

Commit

Permalink
Reorganize targets.json5, add image URLs to all targets (#286)
Browse files Browse the repository at this point in the history
* Start adding images to each target in targets.json5

* Fix a few errors

* Assign images to lots more stm32 MCUs

* Moar image URLs

* Reorganize EFM32 targets

* Add images for nrf devices

* Images for Cypress and (most) Nuvoton targets

* Fix incorrect property name

* All images added!
  • Loading branch information
multiplemonomials authored Jun 20, 2024
1 parent 687a94b commit dfac17b
Show file tree
Hide file tree
Showing 2 changed files with 1,448 additions and 1,172 deletions.
229 changes: 229 additions & 0 deletions targets/cmsis_mcu_descriptions.json5
Original file line number Diff line number Diff line change
Expand Up @@ -1043,6 +1043,136 @@
"sub_family": "PSoC 63 Dual-Core",
"vendor": "Cypress:19"
},
"CYB0644ABZI-S2D44": {
"algorithms": [
{
"default": true,
"file_name": "Flash/CYxx64xA.FLM",
"ram_size": 49152,
"ram_start": 135135232,
"size": 1900544,
"start": 268435456,
"style": "Keil"
},
{
"default": true,
"file_name": "Flash/CY8C6xxA_WFLASH.FLM",
"ram_size": 49152,
"ram_start": 135135232,
"size": 32768,
"start": 335544320,
"style": "Keil"
},
{
"default": false,
"file_name": "Flash/CY8C6xxA_SMIF_S25FL512S.FLM",
"ram_size": 49152,
"ram_start": 135135232,
"size": 134217728,
"start": 402653184,
"style": "Keil"
},
{
"default": true,
"file_name": "Flash/CYxx64xA.FLM",
"ram_size": 911360,
"ram_start": 134223872,
"size": 1900544,
"start": 268435456,
"style": "Keil"
},
{
"default": true,
"file_name": "Flash/CY8C6xxA_WFLASH.FLM",
"ram_size": 911360,
"ram_start": 134223872,
"size": 32768,
"start": 335544320,
"style": "Keil"
},
{
"default": false,
"file_name": "Flash/CY8C6xxA_SMIF_S25FL512S.FLM",
"ram_size": 911360,
"ram_start": 134223872,
"size": 134217728,
"start": 402653184,
"style": "Keil"
}
],
"family": "PSoC 64",
"from_pack": {
"pack": "PSoC6_DFP",
"url": "https://github.com/cypresssemiconductorco/cmsis-packs/raw/master/PSoC6_DFP/",
"vendor": "Cypress",
"version": "1.2.0"
},
"memories": {
"IRAM1": {
"access": {
"execute": true,
"non_secure": false,
"non_secure_callable": false,
"peripheral": false,
"read": true,
"secure": false,
"write": true
},
"default": true,
"p_name": null,
"size": 1048576,
"start": 134217728,
"startup": false
},
"IROM1": {
"access": {
"execute": true,
"non_secure": false,
"non_secure_callable": false,
"peripheral": false,
"read": true,
"secure": false,
"write": false
},
"default": true,
"p_name": null,
"size": 1900544,
"start": 268435456,
"startup": true
}
},
"name": "CYB0644ABZI-S2D44",
"processors": [
{
"address": null,
"ap": 0,
"apid": null,
"core": "CortexM0Plus",
"default_reset_sequence": null,
"dp": 0,
"fpu": "None",
"mpu": "Present",
"name": "Cortex-M0p",
"svd": "SVD/psoc6_02.svd",
"unit": 0
},
{
"address": null,
"ap": 0,
"apid": null,
"core": "CortexM4",
"default_reset_sequence": null,
"dp": 0,
"fpu": "SinglePrecision",
"mpu": "Present",
"name": "Cortex-M4",
"svd": "SVD/psoc6_02.svd",
"unit": 0
}
],
"sub_family": null,
"vendor": "Cypress:19"
},
"EFM32GG11B820F2048GL192": {
"algorithms": [
{
Expand Down Expand Up @@ -13559,5 +13689,104 @@
],
"sub_family": null,
"vendor": "Nordic Semiconductor:54"
},

// Manually added targets (not in CMSIS pack index)
"S1SBP6A": {
"memories": {
"IRAM1": {
"access": {
"execute": false,
"peripheral": false,
"read": true,
"secure": false,
"write": true
},
"default": true,
"size": 0x40000, // 256kiB
"start": 0x20000000,
"startup": false
},
"IROM1": {
"access": {
"execute": true,
"peripheral": false,
"read": true,
"secure": false,
"write": false
},
"default": true,
"size": 0x200000, // 2MiB
"start": 0,
"startup": true
}
},
"name": "S1SBP6A",
"processor": {
"Symmetric": {
"core": "CortexM4",
"fpu": "SinglePrecision",
"mpu": "Present",
"units": 1
}
},
"vendor": "Samsung:47"
},
"RP2040": {
"memories": {
"IRAM1": {
"access": {
"execute": false,
"peripheral": false,
"read": true,
"secure": false,
"write": true
},
"default": true,
"size": 0x40000, // 256kiB
"start": 0x20000000,
"startup": false
},


// Scratch banks are commonly used for critical data and functions accessed only by
// one core (when only one core is accessing the RAM bank, there is no opportunity for stalls).
"SCRATCH_X": {
"access": {
"execute": false,
"peripheral": false,
"read": true,
"secure": false,
"write": true
},
"default": false,
"size": 0x1000, // 4kiB
"start": 0x20040000,
"startup": false
},
"SCRATCH_Y": {
"access": {
"execute": false,
"peripheral": false,
"read": true,
"secure": false,
"write": true
},
"default": false,
"size": 0x1000, // 4kiB
"start": 0x20041000,
"startup": false
}
},
"name": "RP2040",
"processor": {
"Symmetric": {
"core": "CortexM0Plus",
"fpu": "None",
"mpu": "Present",
"units": 2
}
},
"vendor": "Raspberry Pi:x"
}
}
Loading

0 comments on commit dfac17b

Please sign in to comment.