GitHub - lycus/darepl: An interactive REPL for CPU architecture emulation.

This repository has been archived by the owner on Jun 6, 2021. It is now read-only.

lycus / darepl Public archive

Notifications You must be signed in to change notification settings
Fork 0
Star 7

An interactive REPL for CPU architecture emulation.

lycus.org

View license

7 stars 0 forks Branches Tags Activity

Star

Notifications

Branches Tags

Name		Name	Last commit message	Last commit date
Latest commit History 106 Commits
libffi-d @ 3db96e1		libffi-d @ 3db96e1
src/darepl		src/darepl
.gitignore		.gitignore
.gitmodules		.gitmodules
AUTHORS		AUTHORS
COMPATIBILITY		COMPATIBILITY
INSTALL		INSTALL
LICENSE		LICENSE
README		README
STYLE		STYLE
bootstrap.py		bootstrap.py
wscript		wscript

Repository files navigation

            == DAREPL: D Architecture REPL ==

                -- Introduction --

DAREPL (short for D Architecture REPL) is a developer tool that lets you
interactively type in assembly instructions for a specific target CPU
and watch the effect they have on the machine state.

For further information, see:

    * LICENSE
      - Licensing and copyright information.
    * COMPATIBILITY
      - Supported compilers, architectures, operating systems, etc.
    * INSTALL
      - Instructions on building and installing DAREPL.
    * AUTHORS
      - Names and contact information for DAREPL developers.
    * STYLE
      - Coding style rules (only relevant if you're a contributor).

You can reach the DAREPL community in several ways:

    * IRC channel
      - #lycus @ irc.oftc.net
    * Mailing lists
      - lycus-announce: http://groups.google.com/group/lycus-announce
      - lycus-discuss: http://groups.google.com/group/lycus-discuss
      - lycus-develop: http://groups.google.com/group/lycus-develop