Skip to content

kkuoo7/CSED311

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Computer Architecture

CSED311@POSTECH CSED311@POSTECH

Computer Architecture is the science and art of selecting and interconnecting hardware components to create a computer that meets functional, performance, and cost goals. This course introduces the basic principles and hardware structures of a modern general-purpose computer. We will learn, for example, how to design the control and datapath for a pipelined RISC processor and how to design fast memory and storage systems. The principles presented in the lectures are reinforced in the laboratory through designing and implementing a RISC processor in Register Transfer-Level (RTL) using Verilog HDL.

Assignments

ALU & RTL Design

Simple vending machine FSM implementation with Verilog.
Link

Single Cycle CPU

Link

Multi Cycle CPU

Link

Pipeline CPU without Contol

Link

Pipeline CPU with Control Flow Instruction

Link

Cache

Link

About

POSTECH Computer Architecture

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published