Skip to content
View jreindel's full-sized avatar
  • Nuvotronics (CUBIC)
  • Colorado Springs, CO

Block or report jreindel

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
jreindel/README.md
  • 👋 Hi, I’m @jreindel
  • 👀 I’m interested in embedded firmware development. Especially FPGA as a reconfigurable hardware accellerator (like Xilinx Zynq).
  • 🌱 I’m currently learning BSP generation/maintaining via Buildroot and Yocto
  • 💞️ I’m looking to collaborate on something cool.
  • 📫 How to reach me [email protected]

Popular repositories Loading

  1. jreindel jreindel Public

    Config files for my GitHub profile.

  2. VerilogScripts VerilogScripts Public

    This repo contains python scripts for interaction with verilog source files.

    Verilog

  3. zyre_examples zyre_examples Public

    A zyre example I found online, with a more complex demo of zyre in a new branch

    C