- π» Iβm interested in FPGA Digital Design, HPC Software Dev and Computer Architecture.
- FPGAs : Latency/Throughput driven designs, Resource/Target Aware Neural Network mappings, Custom Mathematical Function Acceleration.
- HPC Software : Concurrency, Distributed Systems, Parallel computing (Using GPUs, SIMD Vectorisation, Software to ASIC)
- Computer Arch : Hardware Aware Compiler Optimisations, Profile Guided Optimisations, Application Specific CPU/SoC Design (Ex: Tesla Dojo, Signal Processing MCUs/DSPs)
- π Experienced Languages: C/C++, Python, SystemVerilog/Verilog, Maxeler (Hardware Design DSL), Bash
- π¬ Experienced Tools: Intel Quartus, Intel VTune Profiler, Perf, Docker, Kubernetes, PyTorch/TensorFlow, Verilator/ModelSim.
- π± Love reading science and medicine just to know more about who I am π¨, where we are π and where we can go π.
- π« Reach me out for any questions!
π»
Electronic and Information (Computer) Engineering - Imperial College London
System Software Engineer - Nvidia
-
Nvidia
- London, United Kingdom
-
13:44
(UTC) - johanjino.github.io
- in/johan-jino-student
Pinned Loading
-
ExecEngine_C_Compiler
ExecEngine_C_Compiler PublicANSI C to RISC-V assembly compiler as part of the EIE 2nd Year Instruction Set Architecture and Compilers coursework.
-
MazeMaster
MazeMaster PublicAutonomous bot capable of balancing on two wheels that traverses through a maze formed using white LED strips and maps it on a webapp to find shortest path. This project was developed as part of thβ¦
Verilog
-
RISC-V_CPU
RISC-V_CPU PublicRISC-V 32I CPU designed as part of the instruction set architecture (ISA) module for 2nd year EIE at Imperial College London.
C++
-
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.