Skip to content

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input. -> Parametrized

License

Notifications You must be signed in to change notification settings

galaviel/PeakRDL-regblock-Parametrized

 
 

Repository files navigation

About

Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input. -> Parametrized

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Python 65.2%
  • SystemVerilog 34.2%
  • Other 0.6%