Clocking system

Clocking system in AFCZ is presented below. It is based on IDT 8V54816A low jitter clock crossbar. All signals prefixed with FPGA_ goest to or from FPGA IO Global Clock pins. Signals prefixed with GTX_ goes to some transceiver reference clock.