Median_Filter_Verilog I use Verilog to do Median Filter and DE1-SoC Board All report in docs Result Noisy image Fill Noisy image Fill