Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

build(deps): bump third_party/tools/yosys from 384c191 to 4418f92 #6549

Merged
merged 1 commit into from
Dec 5, 2024
+1 −1
Merged

build(deps): bump third_party/tools/yosys from 384c191 to 4418f92 #6549

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion third_party/tools/yosys
Open in desktop
Submodule yosys updated 47 files
+128 −0 CODE_OF_CONDUCT.md
+3 −6 Makefile
+36 −442 README.md
+2 −5 backends/aiger2/aiger.cc
+1 −1 backends/edif/edif.cc
+126 −29 docs/source/getting_started/installation.rst
+36 −0 docs/source/yosys_internals/extending_yosys/contributing.rst
+1 −5 docs/source/yosys_internals/extending_yosys/extensions.rst
+1 −0 docs/source/yosys_internals/extending_yosys/index.rst
+77 −1 docs/source/yosys_internals/extending_yosys/test_suites.rst
+1 −0 docs/source/yosys_internals/index.rst
+377 −0 docs/source/yosys_internals/verilog.rst
+8 −10 frontends/aiger2/xaiger.cc
+5 −5 frontends/ast/ast.cc
+1 −1 frontends/ast/genrtlil.cc
+2 −2 frontends/ast/simplify.cc
+0 −116 guidelines/Checklists
+0 −72 guidelines/CodeOfConduct
+0 −34 guidelines/CodingStyle
+0 −69 guidelines/UnitTests
+0 −83 guidelines/Windows
+39 −39 kernel/calc.cc
+6 −0 kernel/driver.cc
+8 −0 kernel/macc.h
+3 −5 kernel/mem.cc
+21 −6 kernel/rtlil.cc
+1 −1 kernel/rtlil.h
+0 −2 kernel/yosys.h
+1 −1 libs/fst/00_PATCH_win_io.patch
+1 −1 libs/fst/fstapi.cc
+1 −0 passes/cmds/Makefile.inc
+170 −0 passes/cmds/wrapcell.cc
+3 −3 passes/fsm/fsm_map.cc
+26 −7 passes/techmap/booth.cc
+25 −22 passes/techmap/clockgate.cc
+45 −52 passes/techmap/dfflibmap.cc
+4 −4 passes/techmap/libparse.cc
+34 −3 passes/techmap/libparse.h
+1 −1 techlibs/quicklogic/ql_dsp_simd.cc
+14 −1 tests/techmap/booth.ys
+43 −0 tests/techmap/clockgate.ys
+55 −0 tests/techmap/clockgate_neg.lib
+55 −0 tests/techmap/clockgate_pos.lib
+10 −0 tests/techmap/dfflibmap.ys
+23 −0 tests/techmap/dfflibmap_dffn.lib
+33 −0 tests/techmap/dfflibmap_dffsr.lib
+25 −0 tests/various/wrapcell.ys
Loading