Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[minor] Add Instance Choice #265

Draft
wants to merge 1 commit into
base: main
Choose a base branch
from
Draft

Conversation

seldridge
Copy link
Member

Add instance choice, a new feature that allows for one of several possible instances to be instantiated at Verilog elaboration time.

Add instance choice, a new feature that allows for one of several possible
instances to be instantiated at Verilog elaboration time.

Signed-off-by: Schuyler Eldridge <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants