Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix(Examples,PeriphDrivers): Fix SPI FIFO register access causing swapped message ordering and other minor fixes #755

Merged
merged 7 commits into from
Oct 6, 2023

Conversation

sihyung-maxim
Copy link
Contributor

Description

  • Fix SPI FIFO register access which can cause the swapped message ordering for some parts (e.g. Transmitting or receiving the expected 00 01 02 03 message results in 01 00 03 02).
  • Add missing SPI_ControllerTarget ssIdx selection on AI87
  • Remove leftover comments in AI87 spi.h
  • Fix TFT_Demo makefile changes.

Checklist Before Requesting Review

  • PR Title follows correct guidelines.
  • Description of changes and all other relevant information.
  • (Optional) Link any related GitHub issues using a keyword
  • (Optional) Provide info on any relevant functional testing/validation. For API changes or significant features, this is not optional.

@github-actions github-actions bot added the MAX78002 Related to the MAX78002 (AI87) label Oct 6, 2023
@sihyung-maxim
Copy link
Contributor Author

/clang-format-run

@sihyung-maxim sihyung-maxim merged commit 80c484d into main Oct 6, 2023
8 checks passed
@sihyung-maxim sihyung-maxim deleted the fix/spi_fifo branch October 6, 2023 18:44
EricB-ADI pushed a commit that referenced this pull request Nov 21, 2023
…pped message ordering and other minor fixes (#755)

Co-authored-by: sihyung-maxim <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
MAX78002 Related to the MAX78002 (AI87)
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants