Skip to content

Commit

Permalink
fix(Examples): Fix example name and SPI README
Browse files Browse the repository at this point in the history
  • Loading branch information
sihyung-maxim committed Sep 25, 2023
1 parent 19fa1d0 commit a45fad9
Show file tree
Hide file tree
Showing 2 changed files with 4 additions and 5 deletions.
7 changes: 3 additions & 4 deletions Examples/MAX78002/SPI/README.md
Original file line number Diff line number Diff line change
@@ -1,13 +1,12 @@
## Description

This example configures the SPI to send data between the MISO (P0.22) and
MOSI (P0.21) pins. Connect these two pins together.
This example configures the SPI to send data between the MISO (P0.22) and MOSI (P0.21) pins. Connect these two pins together.

Multiple word sizes (2 through 16 bits) are demonstrated.

By default, the example performs blocking SPI transactions. To switch to non-blocking (asynchronous) transactions, reset the CONTROLLER_SYNC macro to 0 and set the CONTROLLER_ASYNC macro to 1. To use DMA transactions, set the DMA macro to 1 instead.
By default, the example performs blocking SPI transactions. To switch to non-blocking (asynchronous) transactions, reset the `CONTROLLER_SYNC` macro to 0 and set the `CONTROLLER_ASYNC` macro to 1. To use DMA transactions, set the `CONTROLLER_DMA` macro to 1 instead.

This example also demonstrates the feature to use custom Target Selects that the SPI v2 Driver will automatically assert/deassert during transactions. Set the CUSTOM_TARGET macro to 1 to use the custom target. To use the default TS pins, set the CUSTOM_TARGET macro to 0 instead.
This example uses the Target Select Hardware Scheme (driver or application does not assert the TS pins).

## Software

Expand Down
2 changes: 1 addition & 1 deletion Libraries/Boards/MAX78002/EvKit_V1/examples.txt
Original file line number Diff line number Diff line change
Expand Up @@ -58,7 +58,7 @@ SDHC_FAT
SDHC_Raw
SPI
SPI_ControllerTarget
SPI_MasterController
SPI_MasterSlave
Temp_Monitor
TFT_Demo
TMR
Expand Down

0 comments on commit a45fad9

Please sign in to comment.