Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

docs: Fixup dmac regmap #1528

Merged
merged 1 commit into from
Dec 6, 2024
Merged
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 1 addition & 3 deletions docs/regmap/adi_regmap_dmac.txt
Original file line number Diff line number Diff line change
Expand Up @@ -135,7 +135,6 @@ Use external sync.
ENDFIELD

FIELD
DMA_TYPE_DEST
[26] DMA_2D_TLAST_MODE
DMA_2D_TLAST_MODE
R
Expand Down Expand Up @@ -742,14 +741,13 @@ SG_ADDRESS
ENDREG

FIELD
[31:0] ''AUTORUN_SG_ADDRESS''
[31:0] 0x00000000
SG_ADDRESS
RW
This register contains the starting address of the scatter-gather transfer. The address needs
to be aligned to the bus width.
If ``AUTORUN`` is set, the default value of the field is ``AUTORUN_SG_ADDRESS``.

If ``AUTORUN`` is unset, the default value of the field is 0x00000000.
This register is only valid if the DMA channel has been configured with SG transfer support.
ENDFIELD

Expand Down
Loading