Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixes for AD9164 on ZCU102 #1511

Merged
merged 5 commits into from
Nov 29, 2024
Merged

Fixes for AD9164 on ZCU102 #1511

merged 5 commits into from
Nov 29, 2024

Conversation

PopPaul2021
Copy link
Contributor

@PopPaul2021 PopPaul2021 commented Nov 7, 2024

PR Description

  • enabling custom modes trough make parameters (M L S F HD N NP)
  • changing the source DMA DATA WIDTH to 128
  • changing the TX_LANE_INVERT from 0x0F to 0xF0
  • updating the xcvr parameters for 12.5GHz lane rate
  • cosmetics on the system_constr file

PR Type

  • Bug fix (change that fixes an issue)
  • New feature (change that adds new functionality)
  • Breaking change (has dependencies in other repos or will cause CI to fail)

PR Checklist

  • I have followed the code style guidelines
  • I have performed a self-review of changes
  • I have compiled all hdl projects and libraries affected by this PR
  • I have tested in hardware affected projects, at least on relevant boards
  • I have commented my code, at least hard-to-understand parts
  • I have signed off all commits from this PR
  • I have updated the documentation (wiki pages, ReadMe files, Copyright etc)
  • I have not introduced new Warnings/Critical Warnings on compilation
  • I have added new hdl testbenches or updated existing ones

@PopPaul2021
Copy link
Contributor Author

Documentation update PR: #1510

@PopPaul2021 PopPaul2021 changed the title Fixes and add MODE 09 for AD9164 on ZCU102 Fixes for AD9164 on ZCU102 Nov 13, 2024
acostina
acostina previously approved these changes Nov 29, 2024
Changes made:

- adding MODE 09 for AD9614 device
- changing the source DMA DATA WIDTH to 128
- changing the TX_LANE_INVERT from 0x0F to 0xF0
- updating the xcvr parameters for 12.5GHz lane rate
- cosmetics on the system_constr file

Signed-off-by: PopPaul2021 <[email protected]>
If the parameters are not listed in any of the
supported modes, the user can configure them through make parameters.

e.g.:

make ADI_DAC_DEVICE=AD9164 M=1 L=8 S=4 F=1 HD=1 N=16 NP=16
or
make ADI_DAC_DEVICE=AD9164 ADI_DAC_MODE=08 M=1 S=4

This will result in the same configuration:

M=1 L=8 S=4 F=1 HD=1 N=16 NP=16

Signed-off-by: PopPaul2021 <[email protected]>
The ADI_LANE_RATE parameter is added on ZCU102 project.
The parameter can take the 12.5GHz OR 15.4GHz values.
The default value is 15.4GHz.

Signed-off-by: PopPaul2021 <[email protected]>
The 240 LANE_INVERT value is specific only for the
AD9161, AD9162, AD9163 and AD9164.

Signed-off-by: PopPaul2021 <[email protected]>
Signed-off-by: PopPaul2021 <[email protected]>
@PopPaul2021 PopPaul2021 merged commit fab2849 into main Nov 29, 2024
3 of 4 checks passed
@PopPaul2021 PopPaul2021 deleted the ad9164_zcu102 branch November 29, 2024 13:00
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants