Skip to content

Commit

Permalink
MATLAB Doc toc fix
Browse files Browse the repository at this point in the history
Signed-off-by: Pagadarai <[email protected]>
  • Loading branch information
SrikanthPagadarai committed Mar 23, 2023
1 parent a2cbb8d commit 421e41f
Show file tree
Hide file tree
Showing 2 changed files with 3 additions and 1 deletion.
2 changes: 1 addition & 1 deletion CI/gen_doc/docs/_pages/targeting.md
Original file line number Diff line number Diff line change
@@ -1,4 +1,4 @@

{% include 'header.tmpl' %}
# HDL Targeting with HDL-Coder

High-Speed Converter Toolbox supports the IP Core generation flow from MathWorks which allows for automated integration of DSP into HDL reference designs from Analog Devices. This workflow will take Simulink subsystems, run HDL-Coder to generate source Verilog, and then integrate that into a larger reference design. The figure below is a simplified block diagram of a SoC (Fabric+ARM) device, where specialized IP are inserted into the receive and transmit datapaths. This is supported on specific FPGA families and high-speed based reference designs. This support is based on the Zynq HDL-Coder and support
Expand Down
2 changes: 2 additions & 0 deletions CI/gen_doc/docs/gen_md_pages.py
Original file line number Diff line number Diff line change
Expand Up @@ -33,6 +33,8 @@ def gen_toc(pages, devices, designs):

template = env.get_template("toc.tmpl")

pages.remove('index')
pages.remove('ad9081')
output = template.render(pages=pages, devices=devices, designs=designs)

loc = os.path.dirname(__file__)
Expand Down

0 comments on commit 421e41f

Please sign in to comment.