Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

Refuse useless clock pumping for SIMD=1. #1232

Open
wants to merge 1 commit into
base: feature/double_pumping_pyxsi
Choose a base branch
from
Open

Refuse useless clock pumping for SIMD=1. #1232

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions finn-rtllib/mvu/mvu_vvu_axi.sv
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -102,6 +102,10 @@ module mvu_vvu_axi #(
$error("Matrix height (%0d) is not a multiple of PE (%0d).", MH, PE);
$finish;
end
if (PUMPED_COMPUTE && (SIMD == 1)) begin
$error("Clock pumping an input of SIMD=1 is not meaningful.");
$finish;
end
if (WEIGHT_WIDTH > 8) begin
$error("Weight width of %0d-bits exceeds maximum of 8-bits", WEIGHT_WIDTH);
$finish;
Expand Down
Loading