Skip to content

Srisrijakka1/UART-Design-simulation-using-verilog

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

27 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

UART-Design-simulation-using-verilog

1.Introduction to Serial Communication

Introduction.to.Serial.Communication.mp4

Serial & Parallel Communications,limitations of parallel communication & adventages of serial communication.txt

2. Introduction to UART

Introduction.to.UART.mp4

Introduction to UART.txt

3.Design to implement of UART Transmitter using FSM

3 1 FSM UART Tx diagram to implement

Explination of Design video

3.Design.to.implement.of.UART.Transmitter.using.FSM.mp4

-->>Implementation Demo > EDA PlayGround Link: https://www.edaplayground.com/x/WWkQ

3.1.1UART.Transmitter.by.using.FSM.Implementation.demo.mp4

3.Design to implement of UART Transmitter using FSM

3 2 FSM UART Rx diagram to implement

3.2.FSM UART Rx diagram to implement : > EDA PlayGround Link:https://www.edaplayground.com/x/WWkQ

3.2.FSM.UART.Rx.Demo.to.implement.mp4

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published