Skip to content

A set of RTL designs that quantify the architectural parameters

License

Notifications You must be signed in to change notification settings

SoldierChen/Microbench_HARP

 
 

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Microbench_HARP

A set of RTL designs that quantify the architectural parameters

About

A set of RTL designs that quantify the architectural parameters

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 79.0%
  • C++ 13.4%
  • SystemVerilog 7.3%
  • Forth 0.3%