Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

config: add config for misaligned memory access #36

Merged
merged 1 commit into from
Sep 11, 2024

Conversation

cebarobot
Copy link
Member

Currently,

  • Nutshell Rocket-chip does not support misaligned memory access
  • XiangShan supports misaligned memory access for normal load/store, but does not support vector misaligned memory access.

Spike only supports enabling or disabling misaligned access for all memory access uniformly. This patch enables misaligned memory access of Spike for XiangShan, though it remains limited and not fully aligned between XiangShan and Spike.

Currently,
* Nutshell Rocket-chip does not support misaligned memory access
* XiangShan supports misaligned memory access for normal load/store, but does not support vector misaligned memory access.

Spike only supports enabling or disabling misaligned access for all memory access uniformly. This patch enables misaligned memory access of Spike for XiangShan, though it remains limited and not fully aligned between XiangShan and Spike.
@cebarobot cebarobot merged commit c395d52 into difftest Sep 11, 2024
3 checks passed
@cebarobot cebarobot deleted the feat-misaligned branch September 11, 2024 05:37
lewislzh pushed a commit that referenced this pull request Dec 3, 2024
Currently,
* Nutshell Rocket-chip does not support misaligned memory access
* XiangShan supports misaligned memory access for normal load/store, but does not support vector misaligned memory access.

Spike only supports enabling or disabling misaligned access for all memory access uniformly. This patch enables misaligned memory access of Spike for XiangShan, though it remains limited and not fully aligned between XiangShan and Spike.
lewislzh pushed a commit that referenced this pull request Dec 3, 2024
Currently,
* Nutshell Rocket-chip does not support misaligned memory access
* XiangShan supports misaligned memory access for normal load/store, but does not support vector misaligned memory access.

Spike only supports enabling or disabling misaligned access for all memory access uniformly. This patch enables misaligned memory access of Spike for XiangShan, though it remains limited and not fully aligned between XiangShan and Spike.
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants