update test 62 typos

NREL-Sienna · Sep 20, 2024 · 9a23526 · 9a23526
1 parent de2ccc4
commit 9a23526
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 3 deletions.
diff --git a/test/results/results_initial_conditions.jl b/test/results/results_initial_conditions.jl
@@ -1863,7 +1863,7 @@ test61_x0_init = Dict(
     ],
 )
 
-test61_x0_init = Dict(
+test62_x0_init = Dict(
     "V_R" => [
         1.02
         1.0135824431277969

diff --git a/test/test_case62_tgsimple.jl b/test/test_case62_tgsimple.jl
@@ -23,7 +23,7 @@ Ybus_change = NetworkSwitch(
     Ybus_fault,
 ) #New YBus
 
-@testset "Test 13 AVR ResidualModel" begin
+@testset "Test 62 TGSimple ResidualModel" begin
     path = mktempdir()
     try
         # Define Simulation Problem
@@ -65,7 +65,7 @@ Ybus_change = NetworkSwitch(
     end
 end
 
-@testset "Test 13 AVR MassMarixcModel" begin
+@testset "Test 62 TGSimple MassMarixcModel" begin
     path = mktempdir()
     try
         # Define Simulation Problem