Verilog

All things Verilog. This is a Public Repository created to publish my sample verilog codes for others to learn and built up upon. initially it will have a single leg for verilog code snippets and more are to follow.