Skip to content
Nic30 edited this page Dec 4, 2018 · 1 revision

ABC: System for Sequential Logic Synthesis and Formal Verification

ABC has many internal representation AIG, BDD, ... they usually corresponds to formal models. There is also a Verilog parser in abc/src/base/ver/.

Internal representation

Abc_Ntk_t

Clone this wiki locally