Skip to content
View AnanyaV2004's full-sized avatar
🎯
Focusing
🎯
Focusing

Highlights

  • Pro

Block or report AnanyaV2004

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AnanyaV2004/README.md

Hi , Ananya Vaibhavi Here!! . (An Engineer in the making).

I'm currently pursuing B.Tech in Electronics and Communication Engineering (ECE) from IIIT Hyderabad.

My passion lies in the realm of software development and engineering, with a particular affinity for web development

I am comfortable with competitive programming too. I love coding and am a commited and dedicated learner.

I am also a Bharatanatyam dancer undergoing professional training under Nenita Praveen from the past 7 years.

Hi I am Ananya Vaibhavi

Some of my key skills include - C, C++, Python, Javascript, Reactjs, Data Structures, Problem Solving, Competitive Coding, MATLAB, ngSpice, Verilog, Arduino, x86 Assembly Language, LTspice, MAGIC, Multisim, Fusion 360, Content Writing, Logo Designing.


Ananya's GitHub stats

Top Langs

More about me...

  • I’m currently learning Node.js, Express.js, React, MongoDB, etc 💻.
  • 🌱 I’m currently learning Full Stack Development 🚀.
  • ⚡ I'm getting better at Competitive Programming.
  • 💻 I have worked on C++, Javascript, Python, HTML/CSS, React, Matlab, Verilog, Arduino, Git etc.
  • 💬 Ask me about anything! I am happy to help and guide you.

Clubs I am part of:

  • ERC -> Electronics & Robotics Club @IIIT H
  • TDC -> The Dance Crew @IIIT H
  • Decore @IIIT H

🛠   Tech Stack  



Show some ❤️ by starring some of the repositories!

Popular repositories Loading

  1. Y86-64-Processor Y86-64-Processor Public

    A Processor architecture design based on the Y86 ISA using Verilog. A full fledged processor architecture implementation with 5 stage pipeline which includes support for eliminating pipeline hazards.

    Verilog 1

  2. Signal-Processing-Lab- Signal-Processing-Lab- Public

    Contains code and reports for all the Signal Processing Lab activities

    MATLAB

  3. tindog tindog Public

    An online dating platform similar to the concept of tinder for dogs

    HTML

  4. Task-Tracker Task-Tracker Public

    A React-JS project of a Task-Tracker

    JavaScript

  5. Binary-4x4-Multiplier Binary-4x4-Multiplier Public

    Design and layout of a binary 4x4 multiplier using Magic and ngspice to calculate propagation delays and leakage power/current and verilog code for functionality verification

    Python

  6. Quadrature-Down-Converter Quadrature-Down-Converter Public

    Simulation and hardware of a Quadrature Down Converter