Memory handling of 2 reads at the same address in the same clock cycle

Memory handling of 2 reads at the same address in the same clock cycle #778