Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Mismatch between VexRISCV UART server socket port and Makefile port configuration #3

Open
Vaseem205 opened this issue Apr 13, 2024 · 0 comments

Comments

@Vaseem205
Copy link

Line 19 in 3_uart/vexriscv.resc creates a server socket on port 1235 using emulation CreateServerSocketTerminal 1235 "externalUART" false. However, in line 18 of 3_uart/Makefile, the port number is set to 1234.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant