Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Running gem5 with DRAMsim3 #34

Open
tanglt1514 opened this issue Dec 21, 2022 · 0 comments
Open

Running gem5 with DRAMsim3 #34

tanglt1514 opened this issue Dec 21, 2022 · 0 comments

Comments

@tanglt1514
Copy link

I am trying to integrate DRAMsim3 with gem5, and I was able to successfully build gem5 with DRAmsim3.And I can successfully use the full system mode with AtomicSimple CPU.
But when I use the TimingSimple CPU or O3CPU, I can't get into the system.It will stop in the process of entering the system.
I use the following code to use the DRAMsim3 in FS mode.

test_sys.mem_ctrls = [DRAMsim3()]
test_sys.mem_ctrls[0].range = AddrRange("0","2147483648")
test_sys.mem_ctrls[0].configFile = "ext/dramsim3/DRAMsim3/configs/DDR4final.ini"
test_sys.mem_ctrls[0].port = test_sys.membus.mem_side_ports

The gem5 version is 21.0.0.0. My Run Command is:./build/X86/gem5.opt ./configs/example/fs.py -r 3 --restore-with-cpu=TimingSimpleCPU --kernel=vmlinux-5.4.49 --disk-image=x86-ubuntu.img.
Is there any way I can solve this problem?

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant