-
Notifications
You must be signed in to change notification settings - Fork 89
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Move emitRef from Verilog to backend #487
base: master
Are you sure you want to change the base?
Conversation
Removed seemily redundant nameAll as called further down; Not passing tests as emitRef is called twice in some situations; Valid code is generated but does not start at T0
I've tried to incorporate these suggestions (and simplify naming - generate names once during nameAll()). Please check branch pr487. |
I don't think T and C should have equivalence. Looking at src/test/resources/MultiClockSuite_Comp_1.v, this verilog is actually unsynthesizable as T0 is used for clock and temporary variable but passes the test. |
There is interaction between this change and multi-word literals in the C++ backend. I think we need to visit all clients of emitIndex and verify consistent usage (possibly forcing everyone to use Backend.emitRef). |
Can one of the admins verify this patch? |
Conflicts: src/main/scala/Backend.scala
Conflicts: src/main/scala/Backend.scala
Don't use T0 for both clock and wire.
Currently not passing the tests as for some test cases are named twice and hence index does not start at 0.
Not sure where this is happening, but seems like it shouldn't be. Any suggestions on where to look?