Skip to content
View tgingold's full-sized avatar

Organizations

@ghdl

Block or report tgingold

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. OpenTDC OpenTDC Public

    Time to Digital Converter (TDC)

    VHDL 30 1

  2. caravel_OpenTDC caravel_OpenTDC Public

    Forked from efabless/caravel_mpw-one

    Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.

    Verilog 7

  3. mhdlsim mhdlsim Public

    Forked from orsonmmz/mhdlsim

    C++ 1 1

  4. OSVVM OSVVM Public

    Forked from OSVVM/OSVVM

    Open Source VHDL Verification Methodology (OSVVM) Repository

    VHDL 1

  5. vunit vunit Public

    Forked from VUnit/vunit

    VUnit is a unit testing framework for VHDL/SystemVerilog

    VHDL 1 1

  6. a2i a2i Public

    Forked from openpower-cores/a2i

    VHDL 1 1