Skip to content

Secondary SPI

Jonathan Neuschäfer edited this page Jan 24, 2022 · 2 revisions

The secondary SPI controller is simpler than the primary one (FIU).

device MMIO IRQ description
SSPI 0xb8000300 31 secondary SPI controller

Registers

offset type name description
0x00 u8 data takes data to transmit, hold received data
0x02 u16 control various configuration bits
0x04 u8 status status bits

control

bit mask name description
...

status

bit mask name description
...

References

Clone this wiki locally