Skip to content

Dell CPLD

Jump to bottom
J. Neuschäfer edited this page Jan 18, 2024 · 4 revisions

Dell boards have a CPLD attached to XBUS0.

Only bits 0-3 are used.

offset bits R/W description
0x23 0 RW Front panel system fault LED state (orange)
0x23 1 RW Front panel system fault LED state (blue)
0x27 1 Disable power actions (TODO: check)

JTAG

$ glasgow run jtag-probe --port B --scan-dr-max-length 4000 -V 3.3 --pin-tck 7 --pin-tms 5 --pin-tdi 2 --pin-tdo 1 scan 
I: g.device.hardware: generating bitstream ID b36cf6ed62578c00482d78db1dbb659c
I: g.cli: running handler for applet 'jtag-probe'
I: g.applet.interface.jtag_probe: port(s) B voltage set to 3.3 V
I: g.applet.interface.jtag_probe: shifted 32-bit DR=<11000010000010010001010010000000>
I: g.applet.interface.jtag_probe: shifted 8-bit IR=<10111000>
I: g.applet.interface.jtag_probe: discovered 1 TAPs
I: g.applet.interface.jtag_probe: TAP #0: IR[8] IDCODE=0x01289043
I: g.applet.interface.jtag_probe: manufacturer=0x021 (Lattice Semi.) part=0x1289 version=0x0

TODO: read the firmware

Overview:

Basics:

Peripherals:

Board specifics:

Clone this wiki locally